Papers
Topics
Authors
Recent
Gemini 2.5 Flash
Gemini 2.5 Flash
157 tokens/sec
GPT-4o
43 tokens/sec
Gemini 2.5 Pro Pro
43 tokens/sec
o3 Pro
4 tokens/sec
GPT-4.1 Pro
47 tokens/sec
DeepSeek R1 via Azure Pro
28 tokens/sec
2000 character limit reached

Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms (2407.15026v2)

Published 3 Jul 2024 in cs.AR and cs.AI

Abstract: The increasing complexity of modern very-large-scale integration (VLSI) design highlights the significance of Electronic Design Automation (EDA) technologies. Chip placement is a critical step in the EDA workflow, which positions chip modules on the canvas with the goal of optimizing performance, power, and area (PPA) metrics of final chip designs. Recent advances have demonstrated the great potential of AI-based algorithms in enhancing chip placement. However, due to the lengthy workflow of chip design, the evaluations of these algorithms often focus on intermediate surrogate metrics, which are easy to compute but frequently reveal a substantial misalignment with the end-to-end performance (i.e., the final design PPA). To address this challenge, we introduce ChiPBench, which can effectively facilitate research in chip placement within the AI community. ChiPBench is a comprehensive benchmark specifically designed to evaluate the effectiveness of existing AI-based chip placement algorithms in improving final design PPA metrics. Specifically, we have gathered 20 circuits from various domains (e.g., CPU, GPU, and microcontrollers). These designs are compiled by executing the workflow from the verilog source code, which preserves necessary physical implementation kits, enabling evaluations for the placement algorithms on their impacts on the final design PPA. We executed six state-of-the-art AI-based chip placement algorithms on these designs and plugged the results of each single-point algorithm into the physical implementation workflow to obtain the final PPA results. Experimental results show that even if intermediate metric of a single-point algorithm is dominant, while the final PPA results are unsatisfactory. We believe that our benchmark will serve as an effective evaluation framework to bridge the gap between academia and industry.

Definition Search Book Streamline Icon: https://streamlinehq.com
References (58)
  1. Iccad’04 mixed-size placement benchmarks. GSRC Bookshelf, 2009.
  2. Autodmp: Automated dreamplace-based macro placement. In Proceedings of the 2023 International Symposium on Physical Design, pp.  149–157, 2023.
  3. The epfl combinational benchmark suite. In Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS), 2015.
  4. AngeloJacobo. Fpga ov7670 camera interface. https://github.com/AngeloJacobo/FPGA_OV7670_Camera_Interface.git.
  5. A review of machine learning in logic synthesis. Journal of Integrated Circuits and Systems, 17(3):1–12, 2022.
  6. brmcfarl. Iot shield. https://github.com/brmcfarl/iot_shield.
  7. Ispd 2015 benchmarks with fence regions and routing blockages for detailed-routing-driven placement. In Proceedings of the 2015 Symposium on International Symposium on Physical Design, pp.  157–164, 2015.
  8. B*-trees: A new representation for non-slicing floorplans. In Proceedings of the 37th Annual Design Automation Conference, pp.  458–463, 2000.
  9. Ntuplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(7):1228–1240, 2008.
  10. Replace: Advancing solution quality and routability validation in global placement. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 38(9):1717–1730, 2018.
  11. Assessment of reinforcement learning for macro placement. In Proceedings of the 2023 International Symposium on Physical Design, pp.  158–166, 2023.
  12. On joint learning for solving placement and routing in chip design. Advances in Neural Information Processing Systems, 34:16508–16519, 2021.
  13. The policy-gradient placement and generative routing neural networks for chip design. Advances in Neural Information Processing Systems, 35:26350–26362, 2022.
  14. Openabc-d: A large-scale dataset for machine learning guided integrated circuit synthesis. arXiv preprint arXiv:2110.11292, 2021.
  15. Pearson correlation coefficient. Noise reduction in speech processing, pp.  1–4, 2009.
  16. Reinforcement learning within tree search for fast macro placement. In Forty-first International Conference on Machine Learning, 2024. URL https://openreview.net/forum?id=AJGwSx0RUV.
  17. Dreamplace 3.0: Multi-electrostatics based robust vlsi placement with region constraints. In Proceedings of the 39th International Conference on Computer-Aided Design, pp.  1–9, 2020.
  18. Hara-Laboratory. Subrisc. https://github.com/Hara-Laboratory/subrisc.git.
  19. An orthogonal simulated annealing algorithm for large floorplanning problems. IEEE transactions on very large scale integration (VLSI) systems, 12(8):874–877, 2004.
  20. Machine learning for electronic design automation: A survey. ACM Transactions on Design Automation of Electronic Systems (TODAES), 26(5):1–46, 2021.
  21. Circuitnet 2.0: An advanced dataset for promoting machine learning innovations in realistic chip design environment. In The Twelfth International Conference on Learning Representations, 2023.
  22. The openroad project: Unleashing hardware innovation. In Proc. GOMAC, 2021.
  23. Aplace: A general analytic placement framework. In Proceedings of the 2005 international symposium on Physical design, pp.  233–235, 2005.
  24. Complx: A competitive primal-dual lagrange optimization for global placement. In Proceedings of the 49th Annual Design Automation Conference, pp.  747–752, 2012.
  25. Maple: Multilevel adaptive placement for mixed-size designs. In Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design, pp.  193–200, 2012.
  26. Iccad-2015 cad contest in incremental timing-driven placement and benchmark suite. In 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp.  921–926, 2015. doi: 10.1109/ICCAD.2015.7372671.
  27. Optimization by simulated annealing. science, 220(4598):671–680, 1983.
  28. Maskplace: Fast chip placement via reinforced visual representation learning. Advances in Neural Information Processing Systems, 35:24019–24030, 2022.
  29. Chipformer: Transferable chip placement via offline decision transformer. arXiv preprint arXiv:2306.14744, 2023.
  30. lajanugen. 8051. https://github.com/lajanugen/8051.git.
  31. Dreamplace 4.0: Timing-driven global placement with momentum-based net weighting. In 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.  939–944. IEEE, 2022.
  32. Dreamplace: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement. In Proceedings of the 56th Annual Design Automation Conference 2019, pp.  1–6, 2019.
  33. Dreamplace 2.0: Open-source gpu-accelerated global and detailed placement for large-scale vlsi designs. In 2020 China Semiconductor Technology International Conference (CSTIC), pp.  1–4. IEEE, 2020.
  34. A survey of graph neural networks for electronic design automation. In 2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD), pp.  1–6. IEEE, 2021.
  35. eplace: Electrostatics based placement using nesterov’s method. In Proceedings of the 51st Annual Design Automation Conference, pp.  1–6, 2014.
  36. matt-kimball. toygpu. https://github.com/matt-kimball/toygpu.
  37. A graph placement methodology for fast chip design. Nature, 594(7862):207–212, 2021.
  38. Vlsi module placement based on rectangle-packing by the sequence-pair. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 15(12):1518–1524, 1996.
  39. The ispd2005 placement contest and benchmark suite. In Proceedings of the 2005 international symposium on Physical design, pp.  216–220, 2005.
  40. olofk. Serv. https://github.com/olofk/serv.git.
  41. openrisc. mor1kx. https://github.com/openrisc/mor1kx.git.
  42. A comprehensive survey on electronic design automation and graph neural networks: Theory and applications. ACM Transactions on Design Automation of Electronic Systems, 28(2):1–27, 2023.
  43. secworks. Sha256. https://github.com/secworks/sha256.git.
  44. Naveed A Sherwani. Algorithms for VLSI physical design automation. Springer Science & Business Media, 2012.
  45. Macro placement by wire-mask-guided black-box optimization. In Thirty-seventh Conference on Neural Information Processing Systems, 2023.
  46. A novel b* tree crossover-based simulated annealing algorithm for combinatorial optimization in vlsi fixed-outline floorplans. Circuits, Systems, and Signal Processing, 39:900–918, 2020.
  47. Kraftwerk2—a fast force-directed quadratic placement approach using an accurate net model. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(8):1398–1411, 2008.
  48. suntodai. Fpga image processing. https://github.com/suntodai/FPGA_image_processing.
  49. The-OpenROAD-Project. Openroad flow scripts. https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts.
  50. Tommydag. Can bus controller. https://github.com/Tommydag/CAN-Bus-Controller.
  51. Placement in integrated circuits using cyclic reinforcement learning and simulated annealing. arXiv preprint arXiv:2011.07577, 2020.
  52. Rql: Global placement via relaxed quadratic spreading and linearization. In Proceedings of the 44th annual Design Automation Conference, pp.  453–458, 2007a.
  53. Fastplace 3.0: A fast multilevel quadratic placement algorithm with placement congestion control. In 2007 Asia and South Pacific Design Automation Conference, pp.  135–140. IEEE, 2007b.
  54. A circuit domain generalization framework for efficient logic synthesis in chip design. In Forty-first International Conference on Machine Learning, 2024a. URL https://openreview.net/forum?id=1KemC8DNa0.
  55. A hierarchical adaptive multi-task reinforcement learning framework for multiplier circuit design. In Forty-first International Conference on Machine Learning, 2024b. URL https://openreview.net/forum?id=LGz7GaUSEB.
  56. WangXuan95. Fpga can. https://github.com/WangXuan95/FPGA-CAN.
  57. Clifford Wolf. Yosys open synthesis suite. 2016.
  58. YosysHQ. Picorv32. https://github.com/YosysHQ/picorv32.
Citations (2)
View on Semantic Scholar

Summary

We haven't generated a summary for this paper yet.

Ai Sparkles Streamline Icon: https://streamlinehq.com Summarize Now