Full-stack evaluation of Machine Learning inference workloads for RISC-V systems (2405.15380v1)
Abstract: Architectural simulators hold a vital role in RISC-V research, providing a crucial platform for workload evaluation without the need for costly physical prototypes. They serve as a dynamic environment for exploring innovative architectural concepts, enabling swift iteration and thorough analysis of performance metrics. As deep learning algorithms become increasingly pervasive, it is essential to benchmark new architectures with machine learning workloads. The diverse computational kernels used in deep learning algorithms highlight the necessity for a comprehensive compilation toolchain to map to target hardware platforms. This study evaluates the performance of a wide array of machine learning workloads on RISC-V architectures using gem5, an open-source architectural simulator. Leveraging an open-source compilation toolchain based on Multi-Level Intermediate Representation (MLIR), the research presents benchmarking results specifically focused on deep learning inference workloads. Additionally, the study sheds light on current limitations of gem5 when simulating RISC-V architectures, offering insights for future development and refinement.
- F. Bellard, “QEMU, a fast and portable dynamic translator.,” in USENIX annual technical conference, FREENIX Track, vol. 41, pp. 10–5555, California, USA, 2005.
- “Spike RISC-V ISA Simulator.” https://github.com/riscv-software-src/riscv-isa-sim. Accessed: 2024-03-12.
- J. L. Power and et al., “The gem5 simulator: Version 20.0+,” CoRR, vol. abs/2007.03152, 2020.
- C. Lattner and et al., “MLIR: Scaling compiler infrastructure for domain specific computation,” in 2021 IEEE/ACM International Symposium on Code Generation and Optimization (CGO), pp. 2–14, IEEE, 2021.
- C. Lattner and V. Adve, “LLVM: A compilation framework for lifelong program analysis & transformation,” in International symposium on code generation and optimization, 2004. CGO 2004., pp. 75–86, IEEE, 2004.
- H.-I. C. Liu, M. Brehler, M. Ravishankar, N. Vasilache, B. Vanik, and S. Laurenzo, “TinyIREE: An ML execution environment for embedded systems from compilation to deployment,” IEEE Micro, vol. 42, no. 5, pp. 9–16, 2022.
- “Vector Extension 1.0.” https://github.com/riscv/riscv-v-spec/releases/tag/v1.0. Accessed: 2024-03-12.
Collections
Sign up for free to add this paper to one or more collections.
Paper Prompts
Sign up for free to create and run prompts on this paper using GPT-5.
