Unleashing the Power of T1-cells in SFQ Arithmetic Circuits (2403.05901v1)
Abstract: Rapid single-flux quantum (RSFQ), a leading cryogenic superconductive electronics (SCE) technology, offers extremely low power dissipation and high speed. However, implementing RSFQ systems at VLSI complexity faces challenges, such as substantial area overhead from gate-level pipelining and path balancing, exacerbated by RSFQ's limited layout density. T1 flip-flop (T1-FF) is an RSFQ logic cell operating as a pulse counter. Using T1-FF the full adder function can be realized with only 40% of the area required by the conventional realization. This cell however imposes complex constraints on input signal timing, complicating its use. Multiphase clocking has been recently proposed to alleviate gate-level pipelining overhead. The fanin signals can be efficiently controlled using multiphase clocking. We present the novel two-stage SFQ technology mapping methodology supporting the T1-FF. Compatible parts of the SFQ network are first replaced by the efficient T1-FFs. Multiphase retiming is next applied to assign clock phases to each logic gate and insert DFFs to satisfy the input timing. Using our flow, the area of the SFQ networks is reduced, on average, by 6% with up to 25% reduction in optimizing the 128-bit adder.
- K. Likharev et al., “Resistive Single Flux Quantum Logic for the Josephson-Junction Digital Technology,” Proc. SQUID, Vol. 85, 1985.
- G. Krylov and E. G. Friedman, Single Flux Quantum Integrated Circuit Design, Springer, 2022.
- D. S. Holmes et al., “Energy-Efficient Superconducting computing – Power Budgets and Requirements,” IEEE TASC, Vol. 23, No. 3, 2013.
- M. R. Jokar et al., “DigiQ: A Scalable Digital Controller for Quantum Computers Using SFQ Logic,” IEEE HPCA, 2022.
- S. Polonsky et al., “Single Flux, Quantum B Flip-Flop and Its Possible Applications,” IEEE TASC, Vol. 4, No. 1, 1994.
- S. Yorozu et al., “A Single Flux Quantum Standard Logic Cell Library,” Physica C: Superconductivity, Vol. 378-381, 2002.
- X. Li et al., “Multi-Phase Clocking for Multi-Threaded Gate-Level-Pipelined Superconductive Logic,” Proc. ISVLSI, 2022.
- J. Cong et al., “Cut Ranking and Pruning: Enabling a General and Efficient FPGA Mapping Solution,” Proc. FPGA, 1999.
- G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994.
- R. Bairamkulov and G. De Micheli, “Towards Multiphase Clocking in Single-Flux Quantum Systems,” Proc. ASP-DAC, 2024.
- M. Soeken et al., “The EPFL Logic Synthesis Libraries,” arXiv Preprint arXiv:1805.05121v3, 2018.
- L. Perron, “Operations Research and Constraint Programming at Google,” Proc. CP, 2011.
- M. C. Hansen et al., “Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering,” IEEE Des. Test. Comput., Vol. 16, No. 3, 1999.
Collections
Sign up for free to add this paper to one or more collections.
Paper Prompts
Sign up for free to create and run prompts on this paper using GPT-5.
