Papers
Topics
Authors
Recent
Gemini 2.5 Flash
Gemini 2.5 Flash
97 tokens/sec
GPT-4o
53 tokens/sec
Gemini 2.5 Pro Pro
44 tokens/sec
o3 Pro
5 tokens/sec
GPT-4.1 Pro
47 tokens/sec
DeepSeek R1 via Azure Pro
28 tokens/sec
2000 character limit reached

A Golden-Free Formal Method for Trojan Detection in Non-Interfering Accelerators (2312.06515v1)

Published 11 Dec 2023 in cs.CR

Abstract: The threat of hardware Trojans (HTs) in security-critical IPs like cryptographic accelerators poses severe security risks. The HT detection methods available today mostly rely on golden models and detailed circuit specifications. Often they are specific to certain HT payload types, making pre-silicon verification difficult and leading to security gaps. We propose a novel formal verification method for HT detection in non-interfering accelerators at the Register Transfer Level (RTL), employing standard formal property checking. Our method guarantees the exhaustive detection of any sequential HT independently of its payload behavior, including physical side channels. It does not require a golden model or a functional specification of the design. The experimental results demonstrate efficient and effective detection of all sequential HTs in accelerators available on Trust-Hub, including those with complex triggers and payloads.

Definition Search Book Streamline Icon: https://streamlinehq.com
References (25)
  1. S. Bhunia, M. S. Hsiao, M. Banga, and S. Narasimhan, “Hardware trojan attacks: Threat analysis and countermeasures,” Proceedings of the IEEE, vol. 102, no. 8, pp. 1229–1247, 2014.
  2. N. Jacob, D. Merli, J. Heyszl, and G. Sigl, “Hardware trojans: current challenges and approaches,” IET Computers & Digital Techniques, vol. 8, no. 6, pp. 264–273, 2014.
  3. K. Xiao, D. Forte, Y. Jin, R. Karri, S. Bhunia et al., “Hardware trojans: Lessons learned after one decade of research,” ACM Transactions on Design Automation of Electronic Systems, vol. 22, no. 1, pp. 1–23, 2016.
  4. Z. Zhou, U. Guin, and V. D. Agrawal, “Modeling and test generation for combinational hardware trojans,” in IEEE VLSI Test Symposium (VTS).   IEEE, 2018, pp. 1–6.
  5. A. Jain, Z. Zhou, and U. Guin, “Survey of recent developments for hardware trojan detection,” in IEEE International Symposium on Circuits and Systems (ISCAS).   IEEE, 2021, pp. 1–5.
  6. M. Xue, C. Gu, W. Liu, S. Yu, and M. O’Neill, “Ten years of hardware trojans: a survey from the attacker’s perspective,” IET Computers & Digital Techniques, vol. 14, no. 6, pp. 231–246, 2020.
  7. M. Rathmair, F. Schupfer, and C. Krieg, “Applied formal methods for hardware trojan detection,” in IEEE International Symposium on Circuits and Systems (ISCAS), 2014, pp. 169–172.
  8. E. Singh, F. Lonsing, S. Chattopadhyay, M. Strange, P. Wei et al., “A-qed verification of hardware accelerators,” in ACM/IEEE Design Automation Conference (DAC).   IEEE, 2020, pp. 1–6.
  9. H. Salmani, M. Tehranipoor, and R. Karri, “On design vulnerability analysis and trust benchmarks development,” in IEEE International Conference on Computer Design (ICCD).   IEEE, 2013, pp. 471–474.
  10. B. Shakya, T. He, H. Salmani, D. Forte, S. Bhunia et al., “Benchmarking of hardware trojans and maliciously affected circuits,” Journal of Hardware and Systems Security, vol. 1, pp. 85–102, 2017.
  11. M. Hicks, M. Finnicum, S. T. King, M. M. Martin, and J. M. Smith, “Overcoming an untrusted computing base: Detecting and removing malicious hardware automatically,” in IEEE Symposium on Security and Privacy.   IEEE, 2010, pp. 159–172.
  12. C. Sturton, M. Hicks, D. Wagner, and S. T. King, “Defeating uci: Building stealthy and malicious hardware,” in IEEE Symposium on Security and Privacy.   IEEE, 2011, pp. 64–77.
  13. J. Zhang, F. Yuan, L. Wei, Z. Sun, and Q. Xu, “Veritrust: Verification for hardware trust,” in ACM/EDAC/IEEE Design Automation Conference (DAC), 2013, pp. 1–8.
  14. A. Waksman, M. Suozzo, and S. Sethumadhavan, “Fanci: identification of stealthy malicious logic using boolean functional analysis,” in ACM SIGSAC Conference on Computer & Communications Security, 2013, pp. 697–708.
  15. J. Zhang, F. Yuan, and Q. Xu, “Detrust: Defeating hardware trust verification with stealthy implicitly-triggered hardware trojans,” in ACM SIGSAC Conference on Computer and Communications Security, 2014, pp. 153–166.
  16. W. Hu, A. Ardeshiricham, M. S. Gobulukoglu, X. Wang, and R. Kastner, “Property specific information flow analysis for hardware security verification,” in IEEE/ACM International Conference on Computer-Aided Design, 2018, pp. 1–8.
  17. J. Rajendran, V. Vedula, and R. Karri, “Detecting malicious modifications of data in third-party intellectual property cores,” in ACM/EDAC/IEEE Design Automation Conference (DAC), 2015, pp. 1–6.
  18. N. Fern, I. San, and K.-T. T. Cheng, “Detecting hardware trojans in unspecified functionality through solving satisfiability problems,” in Asia and South Pacific Design Automation Conference (ASP-DAC).   IEEE, 2017, pp. 598–504.
  19. A. Ito, R. Ueno, and N. Homma, “A formal approach to identifying hardware trojans in cryptographic hardware,” in International Symposium on Multiple-Valued Logic (ISMVL).   IEEE, 2021, pp. 154–159.
  20. F. Farahmandi, Y. Huang, and P. Mishra, “Trojan localization using symbolic algebra,” in Asia and South Pacific Design Automation Conference (ASP-DAC).   IEEE, 2017, pp. 591–597.
  21. Z. Pan and P. Mishra, “Automated test generation for hardware trojan detection using reinforcement learning,” in Asia and South Pacific Design Automation Conference (ASP-DAC), 2021, pp. 408–413.
  22. S. Yu, C. Gu, W. Liu, and M. O’Neill, “A novel feature extraction strategy for hardware trojan detection,” in IEEE International Symposium on Circuits and Systems (ISCAS).   IEEE, 2020, pp. 1–5.
  23. A. Hepp, J. Baehr, and G. Sigl, “Golden model-free hardware trojan detection by classification of netlist module graphs,” in Design, Automation & Test in Europe Conference (DATE).   IEEE, 2022, pp. 1317–1322.
  24. X. Wang, S. Narasimhan, A. Krishna, T. Mal-Sarkar, and S. Bhunia, “Sequential hardware trojan: Side-channel aware design and placement,” in IEEE International Conference on Computer Design (ICCD).   IEEE, 2011, pp. 297–300.
  25. M. D. Nguyen, M. Thalmaier, M. Wedler, J. Bormann, D. Stoffel et al., “Unbounded Protocol Compliance Verification using Interval Property Checking with Invariants,” IEEE Transactions on Computer-Aided Design, vol. 27, no. 11, pp. 2068–2082, November 2008.
User Edit Pencil Streamline Icon: https://streamlinehq.com
Authors (6)
  1. Anna Lena Duque Antón (3 papers)
  2. Johannes Müller (60 papers)
  3. Lucas Deutschmann (4 papers)
  4. Mohammad Rahmani Fadiheh (7 papers)
  5. Dominik Stoffel (11 papers)
  6. Wolfgang Kunz (11 papers)

Summary

We haven't generated a summary for this paper yet.

Ai Sparkles Streamline Icon: https://streamlinehq.com Summarize Now