A Mapping of Triangular Block Interleavers to DRAM for Optical Satellite Communication
Abstract: Communication in optical downlinks of low earth orbit (LEO) satellites requires interleaving to enable reliable data transmission. These interleavers are orders of magnitude larger than conventional interleavers utilized for example in wireless communication. Hence, the capacity of on-chip memories (SRAMs) is insufficient to store all symbols and external memories (DRAMs) must be used. Due to the overall requirement for very high data rates beyond 100 Gbit/s, DRAM bandwidth then quickly becomes a critical bottleneck of the communication system. In this paper, we investigate triangular block interleavers for the aforementioned application and show that the standard mapping of symbols used for SRAMs results in low bandwidth utilization for DRAMs, in some cases below 50 %. As a solution, we present a novel mapping approach that combines different optimizations and achieves over 90 % bandwidth utilization in all tested configurations. Further, the mapping can be applied to any JEDEC-compliant DRAM device.
- L. Si and C. Chen, “Implementation of time-domain interleaver based on FPGA in DTTB,” in 2012 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet), 2012, pp. 3284–3287.
- J. Zhou, Y. Dou, Y. Lei, and Y. Dong, “Window memory accesses method in alternate row/column matrix access systems,” in 2010 2nd International Conference on Computer Engineering and Technology, vol. 3, 2010, pp. V3–201–V3–205.
- M. Garrido and P. Pirsch, “Continuous-flow matrix transposition using memories,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 9, pp. 3035–3046, 2020.
- B. Akin, F. Franchetti, and J. C. Hoe, “Data reorganization in memory using 3D-stacked DRAM,” in 2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA), 2015, pp. 131–143.
- H. Kim and I.-C. Park, “Array address translation for SDRAM-based video processing applications,” in Visual Communications and Image Processing 2000, vol. 4067. SPIE, 2000, pp. 922 – 931.
- B. Akin, P. A. Milder, F. Franchetti, and J. C. Hoe, “Memory bandwidth efficient two-dimensional fast fourier transform algorithm and implementation for large problem sizes,” in 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines, 2012, pp. 188–191.
- S. Langemeyer, P. Pirsch, and H. Blume, “Using SDRAM memories for high-performance accesses to two-dimensional matrices without transpose,” International Journal of Parallel Programming, vol. 41, 04 2012.
- V. Prasanna, “DRAM row activation energy optimization for stride memory access on FPGA-based systems,” 04 2015, pp. 349–356.
- S. Singapura and V. Prasanna, “Optimal dynamic data layouts for 2D FFT on 3D memory integrated FPGA,” vol. 9251, 08 2015, pp. 338–348.
- L. Steiner, M. Jung, F. S. Prado, K. Bykov, and N. Wehn, “DRAMSys4.0: A fast and cycle-accurate SystemC/TLM-based DRAM simulator,” in Embedded Computer Systems: Architectures, Modeling, and Simulation. Springer International Publishing, 2020, pp. 110–126.
Paper Prompts
Sign up for free to create and run prompts on this paper using GPT-5.
Top Community Prompts
Collections
Sign up for free to add this paper to one or more collections.